TOSHIBA CCD Image Sensor CCD (charge coupled device)

# **TCD2560D**


The TCD2560D is a high sensitive and low dark current 5400 elements  $\times$  3 line CCD color image sensor which includes CCD drive circuit and clamp circuit. The sensor is designed for scanner.


The device contains a row of 5400 elements  $\times$  3 line photodiodes which provide a 24 lines/mm (600 dpi) across a A4 size paper. The device is operated by 5 V pulse, and 12 V power supply.

#### **Features**

- Number of image sensing elements: 5400 elements × 3 line
- Image sensing element size: 5.25  $\mu m$  by 5.25  $\mu m$  on 5.25  $\mu m$  centers
- Photo sensing region: High sensitive and low dark current PN photodiode
- Distance between photodiode array: 42 µm (8 lines)
- Clock: 2 phase (5 V)
- Power supply: 12 V power supply voltage
- Internal circuit: Clamp circuit
- Package: 22 pin CERDIP package
- Color filter: Red, green, blue

#### Pin Assignment (top view)






Weight: 4.5 g (typ.)

# **Maximum Ratings (Note 1)**

Characteristics	Symbol	Rating	Unit
Clock pulse voltage	VφA		V
Shift pulse voltage	$V_{SH}$	-0.3~8.0	V
Reset pulse voltage	$V_{\overline{RS}}$	-0.5 0.0	V
Clamp pulse voltage	$V_{\overline{CP}}$		V
Power supply voltage	$V_{OD}$	-0.3~15	V
Operating temperature	T <sub>opr</sub>	0~60	°C
Storage temperature	T <sub>stg</sub>	-25~85	°C

Note 1: All voltage are with respect to SS terminals (ground).

### **Circuit Diagram**



2

# **Pin Names**

Pin No.	Symbol	Name	Pin No.	Symbol	Name
1	OS3	Signal Output 3 (red)	12	SH2	Shift Gate 2
2	SS	Ground	13	SH1	Shift Gate 1
3	RS	Reset Gate	14	φ1Α1	Clock 1 (phase 1)
4	CP	Clamp Gate	15	φ2Α1	Clock 1 (phase 2)
5	NC	Non Connection	16	NC	Non Connection
6	NC	Non Connection	17	NC	Non Connection
7	NC	Non Connection	18	NC	Non Connection
8	φ2A2	Clock 2 (phase 2)	19	NC	Non Connection
9	φ1A2	Clock 2 (phase 1)	20	OD	Power
10	SH3	Shift Gate 3	21	OS1	Signal Output 1 (blue)
11	SS	Ground	22	OS2	Signal Output 2 (green)

3 2002-12-25

#### **Optical/Electrical Characteristics**

$$(Ta=25^{\circ}C,\ V_{OD}=12\ V,\ V\varphi=V_{SH}=\ V_{\overline{RS}}\ =\ V_{\overline{CP}}\ =5\ V\ (pulse),\ f\varphi=1.0\ MHz,$$

 $f_{\overline{RS}} = 1$  MHz,  $t_{INT} = 10$  ms, light source = light source A + CM500S filter (t = 1 mm),

load resistance = 100 k $\Omega$ )

Characteristics		Symbol	Min	Тур.	Max	Unit	Note
	Red	R (R)	3.4	4.8	6.2		
Sensitivity	Green	R (G)	4.7	6.7	8.7	V/lx·s	(Note 2)
	Blue	R (B)	2.0	2.9	3.8		
Photo response pon uniformity		PRNU (1)	_	15	20	%	(Note 3)
Photo response non uniformity		PRNU (3)	_	3	12	mV	(Note 4)
Saturation output voltage		V <sub>SAT</sub>	2.5	3.0	_	V	(Note 5)
Saturation exposure		SE	_	0.45	_	lx⋅s	(Note 6)
Dark signal voltage		V <sub>DRK</sub>	_	0.5	3.0	mV	(Note 7)
Dark signal non uniformity		DSNU	_	2.0	9.0	mV	(Note 7)
DC power dissipation		P <sub>D</sub>	_	300	400	mW	
Total transfer efficiency		TTE	92	98	_	%	
Output impedance		Z <sub>O</sub>	_	0.3	1.0	kΩ	
DC compensation output voltage		V <sub>OS</sub>	4.0	5.0	6.0	V	(Note 8)
Random noise		N <sub>D</sub> σ	_	1.0	_	mV	(Note 9)
Reset noise		V <sub>RSN</sub>	_	0.3	1.0	V	(Note 8)
Masking noise		V <sub>MS</sub>	_	0.1	0.5	V	(Note 8)

Note 2: Sensitivity is defined for each color of signal outputs average when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

Note 3: PRNU (1) is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature.

PRNU (1) = 
$$\frac{\Delta \chi}{\overline{\chi}} \times 100 \ (\%)$$

Where  $\bar{\chi}$  is average of total signal output and  $\Delta\chi$  is the maximum deviation from  $\bar{\chi}$ . The amount of incident light is shown below.

 $Red = 1/2 \cdot SE$ 

Green =  $1/2 \cdot SE$ 

Blue =  $1/4 \cdot SE$ 

Note 4: PRNU (3) is defined as maximum voltage with next pixels, where measured at 5% of SE (typ.).

Note 5: V<sub>SAT</sub> is defined as minimum saturation output of all effective pixels.

Note 6: Definition of SE

$$SE = \frac{V_{SAT}}{R_{G}} (Ix \cdot s)$$


Note 7: VDRK is defined as average dark signal voltage of all effective pixels.

DSNU is defined as different voltage between  $V_{DRK}$  and  $V_{MDK}$  when  $V_{MDK}$  is maximum dark signal voltage.




#### Note 8: DC signal output voltage is defined as follows.

Reset Noise Voltage is defined as follows.



Note 9: Random noise is defined as the standard deviation (sigma) of the output level difference between two adjacent effective pixels under no illumination (i.e. dark conditions) calculated by the following procedure.



- 1) Two adjacent pixels (pixel n and n + 1) in one reading are fixed as measurement points.
- 2) Each of the output level at video output periods averaged over 200ns period to get V (n) and V (n + 1).
- 3) V(n + 1) is subtracted from V(n) to get  $\Delta V$ .

$$\Delta V = V(n) - V(n+1)$$

4) The standard deviation of  $\Delta V$  is calculated after procedure 2) and 3) are repeated 30 times (30 readings).

$$\overline{\Delta V} = \frac{1}{30} \sum_{i=1}^{30} \left| \Delta Vi \right| \qquad \qquad \sigma = \sqrt{\frac{1}{30} \sum_{i=1}^{30} \left( \left| \Delta Vi \right| - \overline{\Delta V} \right)^2}$$

- 5) Procedure 2), 3) and 4) are repeated 10 times to get sigma value.
- 6) 10 sigma values are averaged.

$$\overline{\sigma} = \frac{1}{10} \sum_{j=1}^{10} \sigma j$$

7)  $\sigma$  value calculated using the above procedure is observed  $\sqrt{2}$  times larger than that measured relative to the ground level. So we specify random noise as follows.

$$N_D \sigma = \frac{1}{\sqrt{2}} \frac{1}{\sigma}$$

# **Operating Condition**

Characteristics		Symbol	Min	Тур.	Max	Unit	Note
Clock pulse voltage	"H" level	\/	4.5	5.0	5.5	V	
Clock pulse voltage	"L" level	VφA	0	0	0.3	V	
Shift pulse voltage	"H" level	V <sub>SH</sub>	VφA "H" – 0.5	VφA "H"	VφA "H"	V	(Note10)
	"L" level	0	0	0.5			
Peact pulse voltage	"H" level	\/—	4.5	5.0	5.5	V	
Reset pulse voltage	"L" level	V <sub>RS</sub>	0	0	0.5	V	
Clamp pulse veltage	"H" level	\/	4.5	5.0	5.5	V	
Clamp pulse voltage	"L" level	$V_{\overline{CP}}$	0	0	0.5	V	
Power supply voltage		V <sub>OD</sub>	11.4	12.0	13.0	V	

Note 10:  $V\phi A$  "H" means the high level voltage of  $V\phi A$  when SH pulse is high level.


# Clock Characteristics (Ta = 25°C)

Characteristics	Symbol	Min	Тур.	Max	Unit
Clock pulse frequency	fφA	0.3	1.0	6.0	MHz
Reset pulse frequency	f <sub>RS</sub>	0.3	1.0	6.0	MHz
Clamp pulse frequency	f <sub>CP</sub>	0.3	1.0	6.0	MHz
Clock 1 capacitance (Note	1) Cφ1	_	190	300	pF
Clock 2 capacitance (Note	1) Cφ2	_	160	300	pF
Shift gate capacitance	C <sub>SH</sub>	_	20	100	pF
Reset gate capacitance	C <sub>RS</sub>	_	10	40	pF
Clamp gate capacitance	C <sub>CP</sub>	_	10	40	pF

6


Note 11:  $V_{OD} = 12 \text{ V}$ 

# Timing Chart (bit clamp mode)




2002-12-25

Timing Chart (line clamp mode)



2002-12-25

# **Timing Requirements**



# **Timing Requirements**

Characteristics	Symbol	Min	Typ. (Note 12)	Max	Unit
Pulse timing of SH and ∮1	t1	120	1000	_	ns
Fuse tilling of 311 and ψ1	t5	800	1000	_	115
SH pulse rise time, fall time	t2, t4	0	50	_	ns
SH pulse width	t3	3000	5000	_	ns
Pulse timing of SH and CP	t6	200	500	_	ns
Pulse timing of SH and $\overline{\text{CP}}$ (line clamp mode)	t7	10	100	_	ns
φ1, φ2 pulse rise time, fall time	t8, t9	0	50	_	ns
RS pulse rise time, fall time	t10, t11	0	20	_	ns
RS pulse width	t12	30	80	_	ns
Pulse timing of RS and CP	t13	10	20	_	ns
Pulse timing of $\phi$ 1A, $\phi$ 2A and $\overline{CP}$	t14	0	20	_	ns
CP pulse rise time, fall time	t15, t16	0	20	_	ns
CP pulse width (Note 13)	t17	40 (3000)	80 (5000)	_	ns
Reference level settle time (bit clamp mode)	t18	_	35	45 (Note 16)	ns
Video data delay time (Note 14)	t19	_	40	60 (Note 15)	ns
Reference level settle time (line clamp mode)	t20	_	60	70 (Note 16)	ns

Note 12: Typ. is the case of  $f_{\overline{RS}} = 1.0 \text{ MHz}$ 

Note 13: Line clamp Mode inside ( ).

Note 14: Load resistance is 100 k $\Omega$ 


Note 15: Typical settle time to about 1% of final value

Note 16: Typical settle time to about 1% of the peak


# **Clamp Mode**

Clamp Means	CP Input Pulse
Bit Clamp	CP Pulse
Line Clamp	$\overline{CP} = \overline{SH}$ or $\overline{CP} = DC 5 V$

# **Typical Spectral Response**



# **Typical Drive Circuit**



IC1, 2: TC74HC04AP

TR1, 2, 3: 2SC1815-Y

R1: 150  $\Omega$ 

#### Caution

#### 1. Window Glass

The dust and stain on the glass window of the package degrade optical performance of CCD sensor. Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N<sub>2</sub>.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

#### 2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

CCD Image Sensor is protected against static electricity, but interior puncture mode device due to static electricity is sometimes detected. When handling the device, it is necessary to execute the following static electricity preventive measures, in order to prevent the trouble rate increase of the manufacturing system due to static electricity.

- (1) Prevent the generation of static electricity due to friction by making the work with bare hands or by putting on cotton gloves and non-charging working clothes.
- (2) Discharge the static electricity by providing earth plate or earth wire on the floor, door or stand of the work room.
- (3) Ground the tools such as soldering iron, radio cutting pliers of or pincer. It is not necessarily required to execute all precaution items for static electricity. It is all right to mitigate the precautions by confirming that the trouble rate within the prescribed range.

#### 3. Incident Light

CCD sensor is sensitive to infrared light.

Note that infrared light component degrades resolution and PRNU of CCD sensor.

#### 4. Lead Frame Forming

Since this package is not strong against mechanical stress, you should not reform the lead frame. We recommend to use a IC-inserter when you assemble to PCB.

#### 5. Soldering


Soldering by the solder flow method cannot be guaranteed because this method may have deleterious effects on prevention of window glass soiling and heat resistance.

Using a soldering iron, complete soldering within ten seconds for lead temperatures of up to 260°C, or within three seconds for lead temperatures of up to 350°C.

Unit: mm

# **Package Dimensions**

WDIP22-G-400-2.54C(A)



Note 1: Top of chip to bottom of package

Note 2: Glass thickness (n = 1.5)

Note 3: No.1 sensor element (S1) to center of No.1 pin.

Weight: 4.5 g (typ.)

14

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.